03:58:27 p.m. 01-11-2007

9/11

JAN 1 1 2007

Appl. No. 10/797,726 Arndt. dated January 11, 2007 Reply to Office Action of September 20, 2006

Remarks

The present amendment responds to the Official Action dated September 20, 2006. The Official Action rejected claims 33-39 under 35 U.S.C. § 112 as being indefinite. Claims 23-40 were rejected under 35 U.S.C. § 103(a) based on Leach et al. U.S. Patent No. 5,179,689 (Leach). These grounds of rejection are addressed below. Claims 23 and 31-40 have been amended to be more clear and distinct. Claims 23-40 are presently pending.

Section 112 Rejection

Claims 33 and 35-38 have been amended to change the reference claim number from 31 to 32 to correct a typographical error, thereby also resolving the dependency chain for claim 39.

Claim 34 has been amended to change the reference claim number from 32 to 33 to also correct a typographical error.

The Art Rejections

As addressed in greater detail below, Leach does not support the Official Action's reading and the rejections based thereupon should be reconsidered and withdrawn. Further, the Applicants do not acquiesce in the analysis of Leach made by the Official Action and respectfully traverse the Official Action's analysis underlying its rejections.

Leach discloses a microcomputer having a direct memory access (DMA) controller that is set up for operation using a memory mapped control register and other supporting DMA registers. Leach's DMA controller uses control logic to respond to bit settings

Appl. No. 10/797,726 Amdt. dated January 11, 2007 Reply to Office Action of September 20, 2006

provided by the memory mapped control register. The memory mapped control register and the other DMA supporting registers are loaded under control of the microcomputer. See, Leach Fig. 8, col. 20, lines 24-31, col. 29, lines 60-62, col. 30, lines 8-10, and col. 31, lines 27-40. Leach does not teach and does not make obvious "a processor", "a direct memory access (DMA) controller operating under control of a DMA processor", and "the DMA processor configured for fetching the DMA instructions from the instruction memory and executing the DMA instructions in parallel with the processor fetching and executing the processor instructions, the DMA instructions when executed causing the transfer of data to populate the plurality of memories with data from an external device" as presently claimed in amended claim 23. Claim 32 distinguishes from Leach in a similar manner as claim 23.

Dependent claims 24-31 and 33-40 depend from and contain all the limitations of the base claims 23 and 32, respectively. Thus, these claims distinguish the references in the same manner as their base claims and are similarly in order for allowance.

Appl. No. 10/797,726 Amdt. dated January 11, 2007 Reply to Office Action of September 20, 2006

Conclusion

All of the presently pending claims, as amended, appearing to define over the applied references, withdrawal of the present rejection and prompt allowance are requested.

Respectfully submitted

Peter H. Priest Reg. No. 30,210

Priest & Goldstein, PLLC 5015 Southpark Drive, Suite 230 Durham, NC 27713-7736

(919) 806-1600